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ABSTRACT
Higher gain and current density than even the best GaAs-based
pseudomorphic high electron mobility transistors (PHEMTs) have been reported
for InAlAs/InGaAs/InP HEMTs operating at microwave and millimeter-wave
frequencies by several authors. However, the power performance potential of
these devices has not yet been fully exploited due to their low breakdown
voltage and Schottky barrier height. In this study, AlAs mole fraction of the
InxAllixAs Schottky barrier was enhanced (x = 0.45, 0.40, 0.35) over the lattice-
matched value (x = 0.52) in an effort to overcome these deficiencies. We found
that AlAs-rich insulator HEMTs showed an increase in 2-terminal breakdown
voltage and forward turn-on voltage. No apparent degradation in
transconductance or parasitic element values were observed. All InP-based
HEMTs studied in this work had higher fT and Gma (at 18 GHz) than even the
state-of-the-art GaAs-based power PHEMTs. However, in this experiment, the
saturated drain current decreased for HEMTs with AlAs-rich Schottky barriers.
This may have arisen from an observed decrease in sheet electron concentration
probably as a result of segregation and inactivation of silicon dopants in AlAs-
rich Schottky barriers. Growth parameters of pseudomorphic layers must be
optimized in order to realize the full power performance potential of InAlAs/
InGaAs/InP HEMTs and PHEMTs.
Thesis Supervisor: Dr. Jesus A. del Alamo
Associate Professor of Electrical Engineering
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Chapter 1. Introduction
1.1 Motivations for the Study
As the operations of many electronic systems, including military and
commercial communication and radar systems, extend toward higher frequencies
into the millimeter-wave range, the need for low cost solid-state devices capable
of operating at these frequencies with high gain and output power has become
imperative. These needs have begun to be met by the development of high
electron mobility transistors (HEMTs).
Since the first demonstration of carrier mobility enhancement in
modulation-doped heterostructures by Dingle et al. [1], HEMTs have achieved
unsurpassed gain and noise performances at frequencies up to 100 GHz [2]-[6].
In fact, noise figures as low as 0.3 dB at 18 GHz [5] and 1.4 dB at 94 GHz [6]
have been achieved. Advantages over more mature metal-semiconductor
transistor (MESFET) technology, which has dominated the low noise and high
power microwave transistor market, are numerous, including higher electron
mobility and peak velocity in two-dimensional electron gas (2-DEG), and more
flexibility on the choice of channel material [7]. As described in Section 1.3, these
advantages are being utilized to optimize HEMTs and pseudomorphic HEMTs
(PHEMTs) for high power applications [8], [9].
1.2 Fundamental Limits for Power Performance of an FET
Power performance of an FET at millimeter-wave frequencies is usually
characterized in terms of its 1) maximum RF output power P0, 2) power gain G,
and 3) maximum power-added-efficiency PAE. To derive the maximum RF
output power in class A operation, one may start with the most general
expression for AC power:
11
Po = Vrmsrm
where Vrms and Irm are the root-mean-square values defined for an FET as
i = ID max - ID min
rms 2-F2
_ VDS max S  - VDSmin
245F
(1.1)
(1.2)
(1.3)
Substituting Equations (1.2) and (1.3) into Equation (1.1), P becomes
Po
(VDSmax - VDSmin )(/Dmax - IDmin)
8 (1.4)
This simple approximation is graphically presented in Figure 1.1, in which the FET
operates along its ideal load line, RL = Ropt = (BVDS - Vk )(IDmax - IDmin) Using
the parameters shown in Figure 1.1, Equation (1.4) now becomes
0
(BVDs - Vk )(ID ma -Dmin)
8 (1.5)
Here, the importance of having a large source-drain breakdown voltage (BVDs)
and a large maximum channel current (IDmax) in order to produce a high RF
output power is evident.
In terms of the equivalent circuit model discussed in Chapter 3, the
maximum available gain (Gmax) of a HEMT, which is closely related to G, is given
by the following approximate expression:
Gmax =
(fT / f) 2
4go(Rg + Ri + R + fTLs)+ 4fTCgd(2Rg + Ri + R + 2fTLs)
gm
2ltCgsf
1
4 go(Rg +R + R +  TLs)+4 nfTCgd(2 Rg + Ri + Rs + 2TL s )
(1.6)
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Figure 1.1: Load line for an ideal class A operation of an FET.
where fT is the current gain cutoff frequency, f is the operating frequency, gm is
the extrinsic transconductance, go is the output conductance, Rg is the gate
resistance, Ri is the intrinsic resistance, Rs is the source resistance Cgd is the gate-
to-drain capacitance, Cgs is the gate-to-source capacitance, and Ls is the source
inductance of the device. As Equation 1.6 indicates, for a large gain, it is
necessary to have a high transconductance.
The transconductance of a HEMT is defined as
dIDg dSID (1.7)
The transconductance represents the incremental change of the (output) drain
current induced by the (input) gate voltage increment. For the reason noted in
Section 2.3.3, microwave and millimeter-wave HEMTs have very short gate
lengths (0.25 gm and below) and thus operate in the saturation regime of electron
velocity. The intrinsic transconductance is then given by
13
~satW
gmO= VsatW (1.8)
where W is the device width, vat is the saturated electron velocity, t is the
Schottky barrier thickness, and E is the permittivity of the Schottky barrier. In
order to achieve a high gain and efficiency, the channel material must have a high
Vsat'
Another important parameter in determining power performance is the
power-added-efficiency. PAE is defined as
PAE= = PO( - /G) (1.9)
Pdc Pdc
where Po is the RF output power, Pi is the RF input power, and Pdc is the DC
power used to bias the FET and is given by
Pdc = (IDmax + IDmin )(BVDs + Vk) (1.10)
4
For IDmin and Vk = 0, Equation (1.9) becomes
PAE = (1.11)
2
As 1/G approaches 0, PAE approaches the theoretical maximum of 1/2. Hence, in
order to have high overall power-added-efficiency, high gain is necessary for a
wide range of operating conditions.
1.3 InP-Based HEMTs
1.3.1 Advantages Over Other Material Systems
AlGaAs/GaAs was the first material system used to demonstrate the
enhancement of carrier mobility in heterostructures [1]. In an attempt to increase
device performance, feasibility of several different material systems have been
studied. The first PHEMTs utilizing Ino 15Ga0.85As channel on GaAs substrate
were demonstrated in 1986 [8]. PHEMTs using this type of structure have shown
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far superior performance than conventional AlGaAs/GaAs-based HEMTs [3], [8],
[9]. However, in recent years InP-based HEMTs have demonstrated even better
noise figure and gain at frequencies up to 100 GHz [6], [10], [11].
InAlAs/InGaAs/InP material system has many inherent advantages over
AlGaAs/GaAs and pseudomorphic AlGaAs/InGaAs/GaAs material systems. Figure
1.2 shows the bandgap energies and the lattice constants of materials included in
this discussion. The following are some of the properties of InAlAs/InGaAs/InP
material system that enhance the device performance:
1. The conduction band discontinuity (AEc) for Ino.52A 0lo.48As/
Ino.53Gao.47As (lattice matched to InP) is greater than 0.50 eV
while that for pseudomorphic Alo0 2Gao.s8As/In 0 15Ga0o.As
heterostructure on GaAs is 0.30 eV, and that for
Alo 30 Gao.70 As/GaAs is only 0.24 eV. A larger AEC translates
into better electron confinement and thus higher sheet electron
concentrations [12], [13].
2. Ino.53Gao.47As has an electron effective mass around half that of
GaAs, resulting in 50% higher mobility [14].
3. Since the separation between FL and Fx valleys is much larger in
InO.53Gao.4 7As than in GaAs, higher electric fields can be
tolerated without the onset of electron velocity saturation. As a
result, peak electron velocity in Ino0 53Gao.47As (vp > 3x107 cm/s)
is much higher than in GaAs (vp > 2x10 7 cm/s) [15], [16].
4. Since InP has 50% higher thermal conductivity than GaAs,
InAlAs/InGaAs HEMTs on InP substrate can work at a lower
operating temperature for the same power dissipation than either
AlGaAs/GaAs HEMTs or AlGaAs/InGaAs PHEMTs on GaAs
substrate [17].
By increasing the InAs mole fraction of InGaAs, further enhancement in
electron mobility and velocity over GaAs have been demonstrated [12], [18].
However, it is not possible to grow InxGalxAs layer with x larger than -0.35 on
a GaAs substrate without introducing defects due to the large differences in
lattice constants (see Figure 1.2) [12], [18]. InP, on the other hand, has a larger
lattice constant than GaAs and can accommodate InGaAs with InAs mole fraction
15
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Figure 1.2: Compilation of minimum energy bandgap versus
lattice constant for the materials of interest. Connecting lines
give information for alloys of the materials at the endpoints
of a given line segment [16].
much higher than 35%. The enhanced transport characteristics of InGaAs with
InAs mole fraction as high as 65% have resulted in HEMTs with better
performance than any GaAs-based HEMTs or PHEMTs [2], [6], [10], [11].
1.3.2 Problems
There are several problems that have limited the use of InP-based HEMTs
to low noise, low voltage applications despite proven potential for high output
power at millimeter-wave frequencies [2], [6], [10]. InP-based HEMTs suffer from
high gate leakage current, low Schottky barrier height (~), and low breakdown
voltage (BV). High gate leakage current and low B have been attributed to the
poor quality of the Schottky barrier on Ino.52A 0lo.48As while low breakdown
voltage has been attributed to the low bandgap energy (EG) of the InO.53Ga. 47As
channel and the low Schottky barrier height of Ino.52A 0lo4 8As layer [19]-[22].
Ino.5 3Gao.47 As has EG = 0.73 eV [23], which is only about half as large as
that of GaAs (EG = 1.42 eV) [24]. Low EG fundamentally limits the breakdown
16
voltage of InxGal-xAs to be much smaller than GaAs [22]. As shown in Figure
1.2, decreasing the InAs mole fraction of InGaAs increases the bandgap energy,
but this is accompanied by a degradation in electron transport properties as
discussed in Section 1.3.1.
Low OB of the In0 .5 2A10. 48As layer is the cause of relatively large gate
leakage current. The current is the result of tunneling and thermionic emission
across the metal-semiconductor junction. Since thermionic emission and
tunneling rate are exponential functions of B, the increase in gate current is
dramatic for low Schottky barrier heights. For more detailed information, see
Appendix B.
The above problems have been observed frequently in InP-based HEMTs.
Drain-gate breakdown voltages (BVDG) have been limited to about 4 to 6 V while
drain-source breakdown voltages (BVDS) have been around 3 to 5 V [6], [19]. As
already shown in Section 1.2, high breakdown voltage is necessary in order to
produce high output power. Because of these weaknesses, even though the
potential for high power operation of InAlAs/InGaAs/InP HEMTs at millimeter-
wave frequencies have been demonstrated [19], [25], it has yet to be exploited.
1.4 Objectives of This Work
There is an increasing amount of effort to develop solid-state devices for
high power applications at frequencies of 60 GHz and beyond. Only InP-based
HEMTs and PHEMTs have demonstrated appreciable gains at these frequencies
due to their high electron velocities. In an attempt to address the problems stated
in Section 1.3.2, AlAs mole fraction of the InxAllxAs Schottky barrier of an InP-
based HEMT is enhanced beyond the lattice matched value. Higher Schottky
barrier heights have been measured on such structures with high AlAs mole
fractions [26]-[29]. Higher gate-drain breakdown voltages (BVDG) and source-
17
drain breakdown voltages also have been reported on HEMTs with such
pseudomorphic Schottky barriers [20], [30]. This composition change in the
InxAllxAs Schottky barrier will form the foundation for an exploratory study to
determine whether HEMTs with such pseudomorphic Schottky barriers are
suitable for millimeter-wave power applications. In order to accomplish this task,
HEMTs with varying AlAs mole fraction Schottky barriers will be fabricated, and
several DC and RF performance figures of merit will be compared and contrasted.
18
Chapter 2. Device Background
This chapter contains the qualitative description of HEMT operation as
well as the possible effects of varying the AlAs mole fraction of the InAlAs
Schottky barrier on device performance. The geometry of active devices and test
structures used in this work is also described. Finally, the fabrication process for
the above devices is outlined.
2.1 Qualitative Description of HEMT Operation
When two semiconductor materials with different bandgaps are joined
together, they form a heterojunction with discontinuities in both the conduction-
band and the valence-band as shown in Figure 2.1. By doping the wide-
bandgap material, Ino.52A 0. 48As in Figure 2.1, free electrons are introduced.
Electrons accumulate in the potential well created at the heterojunction and form
a sheet of charge called two-dimensional electron gas (2-DEG). The narrow-
bandgap material, In0.53Ga0.47As in Figure 2.1, remains undoped. A spacer layer
separates the In0.53Ga0.47As channel from the donor impurities in the wide-
bandgap material. Thus, impurity scattering is much reduced, enhancing both
electron mobility and electron velocity. The gate metal is placed on In .52A 0lo.48As
to form a Schottky barrier and modulate the charge in the 2-DEG.
2.2 Implications of Pseudomorphic Schottky Barriers
Increasing the AlAs mole fraction of the InAlAs Schottky barrier changes
many different parameters that directly affect the performance of a HEMT. Some
of the implications of having a pseudomorphic Schottky barrier are discussed in
this section.
As briefly mentioned in Section 1.4, larger Schottky barrier heights and
breakdown voltages have been observed by increasing the AlAs mole fraction of
19
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Figure 2.1: Band diagram of a typical lattice-matched InP-
based HEMT in thermal equilibrium.
the InAlAs Schottky layer beyond the typical 48% [26]-[30]. However, nearly
no work has been published on a systematic investigation to determine the
quality of the Schottky barrier as the AlAs mole fraction is varied [29]. Presence
of aluminum oxide between the metal and the In.5 2Alo0.48As has been reported
[31]. Because of the reactive nature of aluminum, formation of oxides at the
metal-semiconductor interface may become more prevalent as the AlAs mole
fraction is increased. Quality of the Schottky barrier greatly affects the device
behavior, so the possible presence of oxides should be considered carefully in
evaluating the performance among HEMTs with different AlAs mole fraction
Schottky barriers.
The maximum amount of current in the channel is largely determined by
the sheet electron concentration in the 2-DEG, which in turn is largely determined
by AEc shown in Figure 2.1. Since the Ino.52A 0lo.48As spacer was not varied for
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different Schottky barriers, to the first order, AEC and hence the maximum
channel current should not change. However, different energy bandgaps of
different Schottky barriers may affect the band diagram shown in Figure 2.1.
Determining accurate band diagram requires solving Poisson's equation using
numerical methods, but necessary resources were not available to accomplish this
task.
As the AlAs mole fraction of InAlAs is increased, the lattice constant of the
material begins to deviate from that of InP and In0.53Ga0. 47As. Epitaxial growth
techniques, such as molecular beam epitaxy (MBE) and metal-organic chemical
vapor deposition (MOCVD), have allowed growth of such lattice-mismatched
structures. Since single layers of atoms are grown sequentially, the normal
geometry of the crystal lattice bonds can elastically deform over the first few
monolayers and accommodate the lattice constant mismatch while forming one-
to-one bonds. However, the layer is necessarily strained in order to sustain such a
pseudomorphic structure.
Due to this strain, thickness of the pseudomorphic layer must be kept
below a value called the critical thickness. If the pseudomorphic layer exceeds
this thickness, dislocations suddenly form and relieve the strain. Dislocations
severely degrade carrier transport properties and device performance. Several
competing theories have been proposed to determine the critical thickness for
pseudomorphic structures [32]-[34]. The results are shown in Figure 2.2. Using
the information from Figure 1.1, as well as [16] and [32]-[34], misfit percentages
were calculated for varying AlAs mole fractions. The results are summarized in
Table 2.1.
As shown by Figure 2.2 and Table 2.1, different theories give conflicting
information about the critical thickness of InAlAs alloys listed in Table 2.1.
However, Bennet et al. have shown that up to -250 A of high crystalline quality
21
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Figure 2.2: Calculated critical layer thickness as a function
of the misfit percentage with respect to InP [32]-[34].
Table 2.1: Misfit of InxAll xAs with respect to InP
InP Ino.45 Al0.55 As In0 4 0 Al 0As Ino 35A10.65As
ao (A) 5.869 5.815 5.800 5.785
Misfit (%) 0 0.85 1.17 1.36
Ino 35Alo.65As can be grown on InP substrates [35]. Also, past reports of
fabricating reasonably good devices with similar Schottky layers suggest that
excellent material can indeed be grown [20], [30], [36].
2.3 Fabrication of InP-Based HEMTs
2.3.1 Epitaxy
Performance of HEMTs depends greatly on the precise control of doping
densities and layer thicknesses. Advancement of epitaxial growth techniques
such as molecular beam epitaxy and metal-organic chemical vapor deposition has
enabled rapid advances in HEMT technology. State-of-the-art performance has
been demonstrated by both MBE- and MOCVD-grown materials [37], [38].
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Four 2-inch diameter InP semi-insulating (SI) substrates were processed for
this study. Each wafer had MOCVD-grown active layers. As shown in Figure
2.3, the epitaxial layer structure for the HEMTs used in this work consists of an
Ino.52 Alo0 4 8As buffer layer, an Ino.5 3 Ga0 .47 As channel layer, an Ino.52 Alo0.4 8 As
spacer layer, a delta-doped plane of silicon, an InxAl1 xAs Schottky layer, and an
Ino.53Ga0 47 As cap layer, all grown sequentially using an MOCVD system.
I 70 A In\ _3GaO 4 7AS I
400 A InO.53Ga 0 .4 7 AS
: . .. .. . .. .... ..... .. .... ... ...... ...... .. . .... ... .... .. .... ... .. . ...- .--- .-- .. ...... ... .... . -  .- .
.......  ....................... ....................... .. ........ . ... ... . ... ......
C ~ ~ ~ ~ . . ... ............ ~. .. W
......................................... ..... ......................................... . ....................................................... ...........................-
. . . ... . . . . . . . . . . . . .. . .
_ .' .'.' S-~~~~~~~~~~~~~~~.............  .......
Figure 2.3: Cross-section of device structure.
The Ino.52Alo0 48As buffer layer is used to prevent defects that may be
present on the surface of the InP substrate from adversely influencing the
transport properties of the active layers. Also, high resistivity of this layer
virtually eliminates any leakage current that may flow through the substrate. The
Ino.53Ga0o.47As layer is the conduction channel, and the delta-doped plane of
silicon above provides the carriers for current conduction. The In.5 2A 0lo.48As
spacer layer separates the donors from the channel to minimize impurity
scattering. The In0 .53Gao.4 7As cap layer prevents the underlying InxAll.xAs
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Schottky layer from oxidizing and also facilitates ohmic contact to the channel.
All layers, except the delta-doped plane of silicon, were undoped. The only
variable among the four wafers was the AlAs mole fraction of the Schottky barrier
(InxAll xAs) as shown in Table 2.2.
Table 2.2: Variability of the wafers used in this work.
Wafer Number AlAs Mole Fraction
Q54-1 48%
Q54-2 55%
Q54-3 60%
Q54-4 65%
The In0.52A10 48As buffer layer consisted of 900 A of low temperature (LT)
layer and 600 A of standard temperature layer. The LT Ino.52A 0lo48As layer was
grown at 475°C to increase the resistivity and to enhance the surface
morphology of the epitaxial/substrate interface [39], [40]. All other layers were
grown at 650C. Trimethylindium (TMI), trimethylaluminum (TMA),
trimethylarsenic (TMAs), and pure arsine were used as source materials for the
InxAllxAs layers. TMI, trimethylgallium (TMG), and arsine were used to grow
In0.53Ga0.47As layers. The TMG, TMAs, TMA, and TMI bubbler temperatures
were maintained at -10°C, 10.00C, 18.1°C, and 19.9°C, respectively. The
structures were grown in an atmospheric pressure MOCVD reactor.
2.3.2 Ohmic Metal
Ohmic metal patterns were formed using standard contact ultraviolet (UV)
photolithography and lift-off techniques. A stack of Pd-Ge-Au was evaporated
and alloyed at 4400C for 40 seconds to form ohmic contacts. The characteristics
of ohmic contacts can be found in Sections 3.4.1 and 3.4.2.
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2.3.3 T-Gate Fabrication
The gate length of an FET is a very important physical parameter since it is
inversely proportional to the intrinsic speed of the device. However, as the gate
length of an FET gets smaller, parasitic effects, such as gate resistance along the
width of the gate metal, begin to degrade the performance. A tri-layer T-gate
process was developed to resolve the problem by increasing the gate cross-
sectional area to reduce the resistance along the gate metal, yet allowing the
"footprint" of the gate to remain small to optimize performance.
After the gate openings were defined using electron-beam (E-beam)
lithography, the Ino.53GaO.4 7As cap was etched using a non-selective wet
chemical etchant (H3PO4:H2 0 2:H 20). The gate metal, Ti-Pt-Au, was then
evaporated and lifted-off.
2.3.4 Isolation
Device isolation was performed by chemically etching a mesa down to the
InP substrate using H2SO4:H20 2:H20 etch. There was no parasitic gate-leakage
path at the mesa sidewall since the mesa etch was performed after the evaporation
of the gate metal. Typical device-to-device isolation was greater than 5 MQ.
2.3.5 Passivation
All wafers were passivated with 700 A of Si3N4 using silane and ammonia
reactants. A plasma-enhanced chemical vapor deposition (PECVD) system was
used to deposit the nitride at 250°C. The pressure inside the chamber was
maintained at 650 gtorr, and the RF power during the deposition was 35 W. This
passivation procedure is still experimental for InP-based HEMTs. The results of
related experiments are described in Section 3.5.
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2.3.6 Air Bridge
Source pads of multi-finger devices were connected with air bridges. Air
bridges were formed by patterning insulating pads of thick resist over gate and
drain fingers. The source pads were then connected by evaporating gold over
these pads. The insulating pads keep the metal from "shorting-out" the gate and
the drain contacts. All interconnects as well as gate and drain bonding pads were
thickened in the process.
Although a great care was given to ensure identical fabrication processes
for different wafers, certain steps differed from wafer to wafer. For example,
during the gate recess step described in Section 2.3.3, the wafers were etched one
at a time. Immediate feedback on the effects of the etch was received for each
wafer thereby allowing the opportunity to adjust the etch process to obtain the
optimal results for the remaining wafers. Unfortunately, this had the effect of
varying some device figures of merit among different wafers, but attempts have
been made to appropriately compensate for the variance during data analysis.
2.4 Geometry of Devices and Test Structures
2.4.1 Coplanar HEMTs
Coplanar HEMTs were characterized. An impedance-matched RF probe
station was used to measure these devices without unwanted oscillations that are
frequently observed in InP-based HEMTs. The vast majority of the characterized
devices had 2 gate fingers, each 100 gm wide, for the total gate width of 200 gm
as shown in Figure 2.4. Source-drain spacing (LSd) varied from 1.6 gm to 2.6 gm
with T-gates located nominally in the center of the spacing. Since gates were
centered, one may calculate the gate-drain spacing (Lgd) by using
Lgd = L2 - Lg. A few devices with 4 gate fingers were measured. For these
2 2
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devices, source pads were connected with an air bridge as described in Section
2.3.6.
Source Gate Source
Drain
Figure 2.4: Schematic of a coplanar HEMT with 100 gm unit
gate width and 2 fingers.
2.4.2 TLM Test Structures
Transmission-line model (TLM) structures were used to measure channel
sheet resistance and ohmic contact resistance [41]. As shown in Figure 2.5, TLM
structure consists of several alloyed ohmic contacts of similar dimension
fabricated over the same channel but spaced unequally apart. The ohmic-to-
ohmic resistance Rj measured at spacing j is given by
L.
Rj = 2 R + RSH W (2.1)
where Rc is the ohmic contact resistance, RSH is the channel sheet resistance, Lj is
the ohmic-to-ohmic spacing, and W is the channel width. If Rj is measured at
several spacing j and plotted as a function of Lj, the Y-intercept gives twice the
ohmic contact resistance (2Rc), and the slope gives the channel sheet resistance
RSH.
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15 12 9 6 3 ohmic
Figure 2.5: TLM structure. Numbers above the contacts
represent the spacing in Gum.
2.4.3 Gate Resistance Measurement Structures
As described in Section 2.3.3, parasitic effects of gate resistance along the
width of the gate metal begins to dominate and degrade HEMT performance as
the gate length decreases below 1 gm. Development of a T-gate process,
however, has partly alleviated the problem. The test structure shown in Figure
2.6 was used to measure the gate resistance. A range of current is forced through
metal pads A and D while resulting voltages are measured in pads B and C. By
plotting the voltage versus the current, resistance can be calculated from the
slope of the curve. Since the resistance is inversely proportional to the gate
length, information about the gate length can also be obtained using this
measurement.
2.5 Conclusion
Chapter 2 has described the possible effects of varying the AlAs mole
fraction of the InAlAs Schottky barrier on the performance of HEMTs. The
fabrication process has also been described, as well as the geometry of active
devices and test structures.
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Metal
Figure 2.6: Gate resistance measurement structure.
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Chapter 3. Results and Discussion
In this chapter, results from the Hall effect measurement of HEMT
structures with varying AlAs mole fraction Schottky barriers are presented. DC
and RF characteristics of HEMTs fabricated using these structures are also
presented and compared. In addition, effects of parasitic elements and
passivation on device performance are discussed.
3.1 Material Characteristics
Sheet electron concentrations (ns) and electron mobilities (e) were
measured utilizing the Hall effect. Results of the measurements are shown in
Table 3.1. Typical values from a GaAs-based PHEMT structure (Alo0.24Ga0.76As/
In0. 16Gao.84As) are included for comparison.
Table 3.1: Hall effect measurements.
AlAs Mole 48% 55% 60% 65% 1 AlGaAs/
Fraction (Q54-1) (Q54-2) (Q54-3) (Q54-4) InGaAs
He@ T=300K(cm2 V 1 s30) 7,131 5,000 7,236 7,559 6,820
ye @ T = 77 K 16,351 9,100 18,457 18,212 19,236
ns@ T=300K
(cm-2) 3.7E12 4.1E12 3.5E12 2.9E12 3.3E12
ns @ T = 77 K 3.6E12 4.3E12 3.4E12 2.8E12 3.2E12
Growth conditions outlined in Section 2.3.1 were used for all four wafers.
Obviously, growth conditions for InxAllxAs Schottky layers were different for
each wafer in order to vary the AlAs mole fraction. The doping level was kept
constant. Since the In0.52A10. 48As spacer layer was lattice matched to the
In .53Gao.4 7As channel on all four wafers, the conduction bandgap discontinuities
should be the same in all four, and the sheet electron concentrations should not
change very much as the AlAs mole fraction varied. Since sheet carrier
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concentration is directly proportional to maximum channel current, it is important
to have high ns, especially for power applications (see Section 1.2). However,
there existed a reduction in sheet electron concentration as the AlAs mole
fraction increased from 55% to 60% and 65%.
Brown et al. studied the characteristics of Al-rich InAlAs Schottky barriers
for InP-based HEMT structures. They observed a decrease in silicon activation
and an increase in silicon segregation for higher AlAs mole fraction InAlAs layers
[42]. Their findings are consistent with the measurements made in this work
where the decrease in electron sheet concentration for higher AlAs mole fraction
Schottky barriers may be due to such dopant-related effects. However, the above
explanation does not resolve the pattern between wafers Q54-1 and Q54-2.
Relying on the observations made by Brown et al., one would have expected the
highest sheet electron concentration from wafer Q54-1, not Q54-2. The reason
for this anomaly is not yet known.
Silicon segregation from the pulse doping layer has been found to exhibit
a large dependence on the growth temperature of the InAlAs Schottky layer.
Reduction in growth temperature from 500 C to 420 °C dramatically reduced
the extent of silicon segregation in InAlAs [42]. As described in Section 2.3.1,
active layers for devices used in this work were grown at 650 C, establishing the
possibility that the same performance-degrading phenomena may have affected
the materials studied in this work.
As expected, even with dopant-related phenomena, larger conduction
band discontinuity of Ino.52Al0.48As/In0.53GaO.47As heterojunction resulted in a
higher sheet electron density than Alo.24Ga0.76As/In0.16 Ga0.84As junction of
GaAs-based PHEMTs.
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3.2 DC Results
To assess the power performance potential of InP-based HEMTs with
pseudomorphic Schottky barriers at millimeter-wave frequencies, an extensive
amount of testing was done throughout the fabrication process to evaluate the
quality of materials, processes, and devices. Characteristics of these devices were
then compared with each other and with Raytheon's GaAs-based PHEMTs,
which have demonstrated record power performances at Q-band [43].
3.2.1 Threshold Voltage
One of the most crucial steps in HEMT fabrication process is the recessing
of the cap layer. Although there have been reports of obtaining very uniform
threshold voltages (Vt = -234 mV, aVt = 15 mV) of InAIAs/InGaAs/InP HEMTs
across a 2-inch wafer using a 1:1 citric acid:H20 2 solution [44], the same process
was not used in this work (see Section 2.3.3). Figures 3.1 shows the threshold
voltage values from different wafers. Threshold voltage was defined as VGS at
which the resulting saturated drain current (at VDS = 1 V) equals 2% of the drain
current at VGS = 0.3 V and VDS = 1 V. The box shown in Figure 3.1 represents
the middle 50% of the data distribution with the middle line being the median
value. The lines extending from the top and bottom of each box mark the
maximum and minimum for each variable.
Thickness of the InAlAs Schottky barrier, controlled by the etch depth, is a
very important physical parameter because it affects many key device figures of
merit. Thinner Schottky barriers correspond to less negative threshold voltages
because of the proximity of the gate to the 2-DEG. For this reason, comparison of
devices with relatively large differences in threshold voltages makes the process
of evaluating the intrinsic device performance difficult. For example, as shown in
Equation (1.8), intrinsic transconductance of an FET is inversely proportional to
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054-1 Q54-2 Q54-3 Q54-4
Figure 3.1: Threshold voltage distribution (post-passivation).
the thickness of the insulating layer. Since a non-selective etchant was used to
recess the cap layer, it is quite possible that different thicknesses of InxAllxAs
remained for different devices after the etch. Etching into the InxAl1. xAs layer
decreases the thickness, thereby increasing the transconductance. Thinner
Schottky barriers decrease the saturated channel current because of the reduced
VGS swing that results from a more positive threshold voltage. These features are
indeed present in the data shown in Figures 3.2 and 3.3.
Figure 3.2 shows the decrease in saturated drain current for less negative
threshold voltages. Saturated drain current was measured at VGS = 0 V and VDS
= 1 V. Figure 3.3 shows that less negative threshold voltages correspond to
higher peak transconductances. Devices were biased at VDS = 1 V while VGS was
swept from below the threshold voltage to +0.3 V. The reported value is the
maximum value for any VGS.
Because of the non-uniformity of threshold voltages, it was difficult to
reach definite conclusions about the effects of different AlAs composition in the
Schottky barriers. In order to remove the possibility of the etch depth affecting
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Figure 3.2: Saturated drain current versus threshold voltage
(post-passivation).
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Figure 3.3: Peak extrinsic transconductance versus
threshold voltage (post-passivation).
the behavior of devices from different wafers, a group of devices were selected
from each wafer based solely on the threshold voltage. The chosen devices each
had the threshold voltage in the range -0.8 V > Vt > -1.2 V. Results and
discussions in Sections 3.2.2-3.2.4 are limited to the devices included in this
group. I-V plot of a typical device in this group is shown in Figure 3.4.
35
500
400
E 300
E
a 200
100
n
V (V)
Figure 3.4: I-V plot of a typical device from wafer Q54-3.
The I-V plot in Figure 3.4 shows the characteristic "kink" found in most
InP-based HEMTs. The origin of the "kink" has been attributed to traps in the
InAlAs buffer or Schottky layer [45], [46].
3.2.2 Saturated Drain Current
As shown by Figure 3.5, there was a systematic decrease in saturated drain
current as the AlAs mole fraction of the InAlAs Schottky barrier increased. This
behavior was expected from the Hall effect measurement presented in Section 3.1
where the sheet electron concentration decreased as the AlAs mole fraction
increased. Devices from wafer Q54-1 had higher than expected current level, but
the validity of the data is questionable because the wafer had only 3 devices with
threshold voltages in the selected range described in the previous section.
3.2.3 Transconductance
Figure 3.6 shows that the peak extrinsic transconductance of devices do
not change very much as a function of AlAs mole fraction of the Schottky barrier.
(The wide spread in data masked the presence of any clear trends.) As shown
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Q54-1 Q54-2 Q54-3 Q54-4
Figure 3.5: Saturated drain current of devices with threshold
voltages between -0.8 and -1.2 V (post-passivation)
later in Section 3.3.2, this is in agreement with Equation (1.8), which predicted
gmO c vsat behavior, for calculated values of vsat were very similar for devices
from different wafers.
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Q54-1 Q54-2 Q54-3 Q54-4
Figure 3.6: Peak transconductance of device with threshold
voltages between -0.8 and -1.2 V (post-passivation).
Figure 3.7 shows gm vs. VGS characteristics of typical devices from each
wafer. Devices from wafers Q54-2. Q54-3, and Q54-4 exhibited very similar
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characteristics while the device from wafer Q54-1 exhibited a plateau not seen in
devices from other wafers. The origin of this is not yet determined. Figure 3.8
shows gm vs. ID plot of the same devices.
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Figure 3.7: Transconductance versus
typical devices from each wafer.
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Figure 3.8: Transconductance versus drain current of typical
devices from each wafer.
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3.2.4 Forward Turn-on Voltage
Low Schottky barrier height of Ino 52A10 .48As has prevented applying VGS
greater than -0.4 V due to the large gate current that is produced at high positive
VGS. An FET may be able to carry more current in the channel if the gate is
forward biased, but the increase in gate current makes this mode of operation for
InP-based HEMTs impractical. In addition, if a device is able to achieve optimal
performance at positive VDS and VGS bias conditions, there would be no need for
a bipolar power supply, greatly relaxing the system design constraints.
It has already been shown that the increase in the AlAs mole fraction of
InAlAs increases the Schottky barrier height [26]-[29], and as shown in Appendix
B, an increase in Schottky barrier height reduces both forward and reverse
current. Devices with similar threshold voltages were compared. In order to
measure the forward turn-on voltage (Von), both drain and source terminals were
grounded while IG was increased from 0 to 1 mA/mm. As shown in Figure 3.9, Von
is defined as VGS at which a linear interpolation of high current values intercepts
the x-axis.
0
E E
E
0.
0 0.1 0.2 0.3 0.4 0.5 0.6
VGS (V)
Figure 3.9: An example of Von measurement of a typical
device from wafer Q54-3 (VDS = 0).
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Figure 3.10 shows the values of forward turn-on voltages for each wafer.
Once again, data from wafer Q54-1 may be misleading because only 3 devices
were measured from this wafer. For other wafers, which had significantly larger
number of devices, Von expectedly increased as the AlAs mole fraction of the
Schottky barrier increased.
054-1 Q54-2 Q54-3 054-4
Figure 3.10: Forward turn-on voltages of devices with
threshold voltages between -0.8 and -1.2 V (post-
passivation).
3.2.5 Breakdown Voltage
As discussed in Sections 1.2 and 1.3.2, InAlAs/InGaAs/InP HEMTs suffer
from low breakdown voltages that make them unable to produce high output
power. Only a limited amount of work has been done on the physics of
breakdown of InP-based HEMTs [47], [48], while significantly more work has
been done on GaAs-based HEMTs and MESFETs [49]-[55]. The majority of
these studies has indicated that the source-drain breakdown voltage of a HEMT
is limited by gate-drain breakdown. Electrons are injected into the channel from
the gate by a combination of thermionic emission and tunneling, and the high
electric field of the region between the gate and the drain starts an impact-
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ionization process producing both holes and electrons. Some holes are swept
into the gate while the rest flow to the source where they recombine with
electrons. The electrons are swept into the drain causing a rise in drain current
and thus limiting the source-drain breakdown voltage. A schematic of this
process is shown in Figure 3.11.
Thermionic emission
and tunneling of
Some holes are swept electronsin + -ht t Cjlr electrons
Some ho
into the s are swept
drain contact
Impact ionization
produces electrons
and holes
Figure 3.11: Schematic of breakdown in an InP-based
HEMT.
3.2.5.1 Gate-Drain Breakdown
While source-drain breakdown voltage determines the maximum operating
drain voltage of a HEMT, higher gate-drain breakdown voltage is also needed for
better power performance since, as described later in this section and also in
Section 3.2.5.2, BVDS of a HEMT is ultimately limited by the gate-drain
breakdown. Two-terminal BVDG was measured as a function of source-drain
spacing and AlAs mole fraction of the Schottky barrier. The device-under-test
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had the source floating, and the drain grounded, while a negative current was
forced through the gate. The current was increased from 0 mA/mm to -1 mA/mm,
at which point the voltage developed across the gate terminal and the drain
terminal was defined as BVDG. A typical breakdown voltage measurement is
shown in Figure 3.12. Figures 3.13 and 3.14 show the effects of source-drain
spacing and AlAs mole fraction of the insulator on gate-drain breakdown voltage,
respectively. These measurements are from the pre-passivation stage of the
fabrication process since changes in breakdown voltage were observed after
passivation (see Section 3.5); the changes due to passivation may have
influenced the effects of Lsd on BVDG.
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Figure 3.12: Gate-drain breakdown voltage measurement of
a typical device from wafer Q54-2 (pre-passivation). Source
terminal was left floating.
Figures 3.13 and 3.14 show improved BVDG for larger Lsd and higher AlAs
mole fraction Schottky barriers. These dependencies may be explained by the
following mechanisms of breakdown. Gate-drain breakdown of a HEMT has
been attributed to a combination of thermionic emission and tunneling of
electrons across the Schottky barrier and avalanche breakdown. As the bias on
the gate becomes stronger, the electric field can become sufficiently large so that
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Figure 3.13: Gate-drain breakdown voltage versus source-
drain spacing of all HEMTs from wafer Q54-2 (pre-
passivation).
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Figure 3.14: Median values of gate-drain breakdown
voltage versus source-drain spacing of HEMTs with different
AlAs mole fraction Schottky barriers (pre-passivation).
thermionic emission and tunneling of electrons take place. These electrons then
flow to the drain and provide a leakage current [50]. The rate of tunneling and
thermionic emission decrease exponentially for larger OB, reducing the gate
leakage current and thus increasing the gate-drain breakdown voltage [56].
43
As drain-gate potential increases, the depletion region under the gate
begins to widen from the gate edge toward the drain. Extra potential is
supported by this lateral spreading of the depletion region. The electric field can
become sufficiently high in the depletion region for impact ionization to occur in
the channel. As shown in Figure 3.12, the breakdown characteristic was rather
"soft" in most devices, indicating that avalanche breakdown does not take place.
Hence, it is likely that breakdown consists of tunneling, thermionic emission, and
impact ionization.
In order to accurately predict the effects of different device parameters, a
2-dimensional model is necessary. The model needs to calculate the electric field
distribution inside the device as well as the ionization coefficient of carriers in the
field. No such models have been published for InP-based HEMTs. However,
models based on GaAs MESFETs and HEMTs suggest that gate-drain
breakdown indeed does occur at the drain side of the gate metal due to high
electric field, and larger Lgd reduces the peak electric field and delays the onset of
breakdown due to thermionic emission, tunneling and impact ionization [49]-[55].
The agreement between the data compiled in this work and the past simulations
of GaAs-based FETs [49]-[55] suggests that the breakdown processes outlined
above do indeed occur in InP-based HEMTs.
It should be noted that as the AlAs mole fraction of the Schottky barrier
reached 65%, the BVDG decreased in contrast to explanations given above. The
reasons for this unexpected behavior is not clear. However, one might suspect
that due to the high Al content of Ino.35A10.65As, a thick layer of aluminum oxide
may exist between the gate metal and the semiconductor. Formation of aluminum
oxide has been observed on In0.52A10. 48As [31]. This aluminum oxide layer may
have been responsible for the deviation from expected Schottky characteristics
[291, [31].
44
Devices fabricated in this work exhibited much higher B VDG than any
other previous reports of InP-based HEMTs with single recess [6], [19]. The
reasons for this vast improvement is not yet known.
3.2.5.2 Source-Drain Breakdown
Source-drain breakdown voltage of a HEMT must be increased in order to
produce higher output power as discussed in Section 1.2. Bahl et al. have
reported a novel and simple way of measuring the off-state 3-terminal breakdown
voltage of FETs [57]. Results obtained using this method are equivalent to the
source-drain breakdown voltages that may be measured by first biasing the gate
terminal to pinch-off the channel, then increasing VDS until the drain current
reaches a specified value, usually 1 mA/mm. Unfortunately, BVDS could not be
measured on all devices due to the fact that attempts to measure BVDS often
resulted in catastrophic failures of devices. There were, however, a limited
number of devices that could be measured, but the small sample size prevented
any meaningful conclusions about the effects of AlAs mole fraction of the
Schottky barrier or Lgd on the source-drain breakdown voltage. Still, some
information about physics of breakdown may be obtained by studying the
breakdown characteristics.
Figure 3.15 displays the three-terminal breakdown voltage measurement of
a typical device. The peak of VDS corresponds to a large increase in gate current.
Also, VDG is nearly constant for VGS << O. These facts suggest that the source-
drain breakdown voltage is indeed limited by the gate-drain breakdown, similar to
GaAs-based HEMTs and MESFETs [47]-[55]. Based on this result, it is plausible
to conclude that BVDS of an InP-based HEMT will improve if one can increase
BVDG.
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Figure 3.15: Drain-current injection scan of a PHEMT from
wafer Q54-4 (ID = 0.25 mA/mm). BVDG is not shown on this
scale. The device failed after the measurement.
Causes for the catastrophic failures of devices during and after source-
drain breakdown voltage measurement remain unclear. As shown in Figure 3.16,
failures often occurred between the gate metal and the drain contact. It was not
possible to determine whether the failure was initiated from the gate metal edge or
the drain contact edge. One source of the problem may be the roughness of the
gate recess and the gate metal as shown in Figure 3.17. For a fixed applied
voltage, electric field is proportional to the radius of curvature of the local metal.
Rough edges of the gate recess, such as the ones shown in Figure 3.17, may have
been subjected to anomaly high electric fields and induced premature and
catastrophic avalanche breakdown.
Similar burnout problems were reported in late 1970's and early 1980's by
workers in the field of GaAs MESFETs [58]-[60], who attributed the problem to
the drain ohmic contact. They reported the presence of molten eruptions of
GaAs-ohmic metal mixture near the edge of the contact, similar to those shown in
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Figure 3.16: Picture of a failed device. Left
contact, and the center metal is the T-gate.
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Figure 3.17: Picture of the gate trench after the
pad is the drain contact, and the right pad is
contact. Notice the rough edges of the trench.
etch. Left
the source
Figure 3.16. They resolved the problem by employing an n+ contact layer under
the ohmic drain to smooth the high electric field. The In0.53Ga0.47As cap layer
employed in this work was undoped and may have contributed to the problem of
catastrophic burnout.
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3.2.6 Presence of Impact Ionization
Electron ionization rate of Ino.53GaO.4 7As has been found to be
significantly larger than that of GaAs [61]. Electron ionization rate is defined as
the number of electron-hole pairs generated by an electron per unit distance
traveled. As suggested by [47] and [48], this fact promotes the multiplication
process that increases the channel current and initiates the source-drain
breakdown of an InAlAs/InGaAs/InP HEMT. The presence of impact ionization
in the channel has been observed by monitoring the holes that are created by the
impact ionization in the channel. Heedt et al. have observed an increase in gate
leakage current due to holes in lattice-matched Ino.52Alo.48As/Ino.53Gao.47As/InP
HEMTs [62]. Figure 3.18 shows the gate leakage current measurement from a
typical device processed in this work.
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Figure 3.18: Gate leakage current of a typical device from
wafer Q54-4.
At a low VDS, the gate leakage current is mostly due to electrons tunneling
through the Schottky barrier. However, as VDS is increased beyond 1 V, impact
ionization starts in the InO.53GaO.4 7As channel. For VGS < -2, the device is off and
no impact ionization occurs. However, as the device turns on around VGS = -2 V,
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impact ionization starts in the channel, and the holes created by the process are
swept to the most negatively biased terminal, the gate, thus increasing the
negative gate current (see Figure 3.11 for a schematic diagram of this process).
Subsequent peak and decline of the gate current due to the generation of holes
depend on the gate bias and the resulting valence band structure. As shown in
Figure 2.1, the valence band forms a "hole barrier" in thermal equilibrium. As the
voltage on the gate is swept from beyond the threshold voltage to 0 V, the
magnitude of the valence band discontinuity begins to change. Exact magnitude
cannot be known without resorting to numerical methods. Devices with larger
AlAs mole fraction in the Schottky barrier should have higher "hole barrier" due
to their larger bandgap energies, and hence smaller "hump" in the gate leakage
currents. However, the difference in valence band discontinuities are very small
for differing AlAs mole fractions, and no significant difference was observed in
devices from different wafers.
3.2.7 Comparison of Key DC Parameters
Table 3.2 lists some key DC parameters of typical devices fabricated in this
work (Lg = 0.15 Gin) as well as those of a typical GaAs-based power PHEMT
fabricated at Raytheon (Lg = 0.2 gm) [43]. Relatively low maximum drain current
and peak transconductance of InP-based HEMTs fabricated in this work are
probably due to poor quality of epitaxial material as discussed in Section 3.1.
Much higher current densities and transconductances have been reported
previously for InP-based HEMTs [2]-[4], [6], [10]-[12]. The breakdown voltage
and forward turn-on voltage were comparable to the GaAs-based PHEMT. As
higher levels of current and transconductance are attained through growing
better quality material, InP-based HEMTs with pseudomorphic Schottky barriers
should have better DC characteristics than GaAs-based PHEMTs.
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Table 3.2: Some key DC parameters of GaAs-based power
PHEMTs [43] and of InP-based HEMTs fabricated in this
work.
GaAs-basedQ54-1 Q54-2 Q54-3 Q54-4 PHEMT
IDma(mA/Vm m) 373 405 355 306 580
IDSS (mA/mm) 321 297 262 205 250
gm (mS/mm) 363 426 371 325 545
BVDG (V) 17.5 19.1 20.6 21.1 12.5
BVDS (V) - - - - 11.9
Von (V) 0.35 0.3 0.47 0.65 0.78
Vk(V) 0.7 0.6 0.62 0.55 0.5
3.3 RF Results
3.3.1 Test Setup
Valuable information about performance of HEMTs at high frequencies
can be obtained by studying their RF characteristics. The simplest way to model
the high frequency behavior is to derive a small-signal equivalent circuit model.
To derive such a model, S-parameter measurements were made. Parasitic
capacitances and inductances, arising mostly from fringing electric field around
metal pads, were subtracted out, but parasitic resistances, including Rs, Rd, and Rg,
were assimilated into the equivalent circuit, for exact values of these elements
could not be measured. Hence, the extracted model may not be the unique
representation of the device. However, since all measured devices had the same
layout, the parasitic elements are equivalent for each device, and the relative
values can still provide valuable information.
S-parameter measurements were made on-wafer with impedance matched
coplanar probes. The S-parameters of the devices at frequencies from 1 GHz to 18
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GHz were made for several VGS and VDS values to determine the bias dependence
of the model. The measured S-parameters were converted to Y-parameters, and
the Y-parameters were then solved to obtain the small-signal equivalent circuit
model shown in Figure 3.19.
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Cad
Vgs
P td
drain
Cds
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Figure 3.19: Small-signal equivalent circuit model neglecting
parasitic elements.
3.3.2 Results and Discussions
Representative devices from each wafer were measured. The results are
summarized in the Table 3.3 along with the results from a typical GaAs-based
power PHEMT fabricated at Raytheon. Several key small-signal parameters,
including Cgs, Cgd, gds, andfT, did not vary much for different AlAs compositions
in the insulator. All InP-based HEMTs fabricated in this work had higher
maximum available gain at 18 GHz than a record-setting GaAs-based power
PHEMT [43]. This result is very promising for RF power amplification.
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Table 3.3: RF characteristics and small-signal equivalent
circuit model element values for typical HEMTs. Devices
were biased at VDS = 1.5 V. VGS varied for each parameter to
give the "best" or "saturated" values.
GaAs-based
Q54-1 Q54-2 Q54-3 Q54-4 PHEMT
gm0 (mS/mm) 426 565 535 549 673
Cgs (pF/mm) 0.65 0.68 0.74 0.66 1.6
Cgd (fF/mm) 63.5 51.5 71.5 58.5 139
Ri (Q mm) 2.38 2.4 1.58 2.26 1.38
gds (mS/mm) 38.6 25.6 40.0 29.5 6.35
fT (GH z) 96.6 110.1 98.1 108.4 58.59
fmax (GHz) 290.8 283 250.5 271.7 203.6
Gmax 17.67 19.83 18.24 19.22 15.72
@ 18 GHz (dB)
Neglecting parasitic gate capacitance Cgp, current gain cutoff frequency
for a short-gate HEMT is commonly given by
fT = Vsat (3.1)2 7rLg
Using Equation (3 .1), fT = 110.1 GHz and Lg = 0.15 lm correspond to Vsat of
1.04E7 cm/s, a value very close to the measured value in bulk In0 .53 GaO.47As [16].
However, values twice as high have been reported in the literature [63]. Relative
closeness of fT's among devices implies that Vsat has not degraded for high AlAs
mole fraction Schottky barriers. The spacer-channel heterojunction seems
relatively unaffected by the strain caused by the pseudomorphic Schottky barrier.
fT vs. VGS characteristics of typical devices from each wafer are plotted in Figure
3.20.
Transconductances reported in Table 3.3 are higher than those measured
under DC (low frequency) condition. Ketterson et al. had attributed these
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Figure 3.20: fT versus gate-source voltage of typical
devices.
discrepancies to frequency-dependent parasitic charge fluctuation in the InAlAs
Schottky layer [64]. Charge fluctuations due to deep traps, free-electron
generation, and neutralization of donors are all mechanisms that degrade the DC
transconductance but not RF transconductance. At microwave frequencies,
these traps lack sufficient time to react to change in gate voltage and are not
modulated with the result that gm is not reduced [64], [65]. A more detailed study
of the material is necessary in order to control these traps and eliminate any
degrading effects.
3.4 Parasitic Elements
3.4.1 TLM Measurements
TLM measurements were made using the structure shown in Figure 2.5.
The results are summarized in Table 3.4 and Figures 3.21 and 3.22. Contact
resistances were comparable to the best reported values for InP-based HEMTs
and GaAs-based PHEMTs. Even though higher AlAs mole fraction of the
InxAll xAs Schottky layer presents a larger barrier to the formation of ohmic
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contacts, the metalization and the alloying process employed in this work seem
immune to such increase in difficulty.
Table 3.4: Median values of contact and sheet channel resistances.
Wafer Q54-1 Q54-2 Q54-3 Q54-4
R ( mm) 0.172 0.163 0.181 0.168
RSH (Q/sq) 381 296 452 348
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Figure 3.21: Contact resistance.
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Channel sheet resistance values were consistent with values that may be
1
calculated using RSH= . However, one should note that this Rs H
represents the value of the region underneath the cap and does not correspond to
the value underneath the gate. Calculated values are 237, 305, 247, and 285
Q/sq for wafers Q54-1, Q54-2, Q54-3 and Q54-4, respectively. There was no
systematic degradation of the channel quality as the AlAs mole fraction of the
insulator increased. Since the pseudomorphic interface was separated from the
channel by the lattice-matched spacer layer, this insensitivity is not surprising.
As evident from Figures 3.21 and 3.22, the uniformity of measured values
of RC and RSH over 2-inch wafers was poor. The exact cause of this non-
uniformity is yet to be determined. However, Figure 3.23 provides some clues
about factors that may be responsible.
Figure 3.23 shows the spatial distribution of contact resistance and
channel sheet resistance. Bold dots representing position on the wafer
correspond to the dark bars in the histograms of measured values. The center
eight locations on the wafer all had channel sheet resistance between 200 and
300 /sq, while the outer parts of the wafer had significantly higher resistances.
This non-uniformity seems to indicate the existence of a circular pattern in
measured values. Such distribution across a wafer may suggest problems with
material growth. Since the wafers were continuously rotated during epitaxial
layer growth, this may have resulted in the radial distribution observed in Figure
3.23.
Alloying process may also be responsible for the non-uniformity. There
may have been an uneven distribution of heat over a wafer. Although InP
substrate itself is a reasonably good heat conductor, the quartz succeptor used to
hold the wafer in the furnace is not. Hence, the outer parts of the wafer may have
reached a higher temperature than the center of the wafer. This difference in
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Figure 3.23: Spatial distribution of contact resistance and
channel sheet resistance of wafer Q54-4.
temperature may have caused the spread in ohmic contact resistance and channel
sheet resistance.
As already discussed in Section 3.2.1, non-uniformity of the data proved to
be a big obstacle in reaching statistically significant conclusions due to the
uncertainties about the data. Uniformity must be controlled in order to ensure
future manufacturability of these devices. Temperature variation across the wafer
during the alloying process may be resolved by using a succeptor made of a
better heat conducting material, such as carbon. However, if the non-uniformity
arises from material growth, more elaborate solutions may be needed.
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3.4.2 Source Resistance
Source resistance is a very significant parasitic element that must be
minimized in a high performance HEMT. For a fixed VGS, larger source resistance
increases the total on-resistance (Ron), decreases the channel current, and
decreases the extrinsic transconductance. The last two items are especially
important for power performance of a HEMT as shown in Section 1.2.
Unlike GaAs-based PHEMTs, formation of ohmic contacts on InP-based
HEMTs presents a great challenge because the metal must make a direct contact
to the channel through the large bandgap energy barrier of InxAl1l.As. In a
GaAs-based PHEMT, this is not necessary since the GaAs contact layer forms
parallel conduction paths from the source metal to the channel, lowering the
access resistance [66].
The detrimental effects of source resistance on extrinsic transconductance
of a HEMT is given by the following equation:
g m = 1 + g 0 R (3.2)
This effect becomes even more significant as gmO is increased through
optimization of material growth and device fabrication process.
Although it is possible to extract the value of source resistance by using
channel sheet resistance and contact resistance obtained from the TLM structure,
this method requires precise knowledge of other parameters including the
extrinsic source-gate (Lsg) spacing. A more accurate and direct method, called
floating-drain technique, was used in this work. As shown in Figure 3.24, a
positive gate current IG is injected into the gate terminal with the drain terminal
floating and the source terminal grounded, while measuring the resulting VDS.
The current passes through the channel and out of the source causing a resistive
voltage drop DS. This value is the sum of Rs and an effective channel
IG
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resistance, Rch. However, in a short gate device, Rch can be decreased to a
negligible fraction of Rs by increasing the channel charge with large forward VGS,
virtually equating DS and RS. There is one drawback to this technique,
however. In order to get high enough signal-to-noise ratio in the measurement, a
very large amount of current must be passed through the gate (typically around
100 mA/mm). Because of the low Schottky barrier height of InxAllxAs, injection
of that much current destroyed many gate structures. Due to this fact, source
resistance could not be measured safely on all devices. Results summarized in
Table 3.5 represent typical devices from each wafer with source-drain spacing of
2 gm. As was the case for contact resistance, source resistance did not seem to
degrade for HEMT structures with higher AlAs mole fraction in the insulator.
VD6
P
gate drain
Rs P ch
Figure 3.24: Schematic for source resistance measurement
using floating-drain technique.
Table 3.5: Median values of source resistance.
Q54-1 Q54-2 Q54-3 Q54-4
R (fQ mm) 0.45 0.52 0.43 0.43
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Due to the problem mentioned above with floating-drain technique, source
resistance was not measured for all devices. However, on-resistance was safe
enough to measure on all devices. Ron was measured by calculating
Ron = VDS (3.3)
ID
at VDS = 0.5 V and VGS = 0.3 V. Hence, on-resistance of a HEMT may be defined
in the following manner:
Ron = Rs + Rd + 2Rch. (3.4)
Since RCh is small compared to Rs, and Rd nominally equals R s, Ron should have a
similar functional dependence on Lsd as Rs.
Figure 3.25 shows that as the source-drain spacing increases, Ron increases
as well. From this we may deduce that Rs is also proportional to the source-drain
spacing. However, when transconductance is plotted against source-drain
spacing in Figure 3.26, no clear degradation of gm exists as the source-drain
spacing increases. This apparent conflict with Equation (3.2) can be resolved by
realizing that Rsgm0 product is relatively small, around 0.18 for a typical device, so
the source resistance does not exert much influence on the extrinsic
transconductance. gm of HEMTs studied in this work is limited by inefficient
charge control, not by parasitic source resistance. For devices with higher
intrinsic transconductance, however, one must be more concerned with source
resistance and minimize its parasitic effect as much as possible.
3.4.3 Gate Resistance
As already explained in Section 2.3.3, gate length must be decreased in
order to increase the high frequency performance of a HEMT. However, the
decrease in gate length is necessarily accompanied by an increase in resistance
along the width of the gate metal. T-gate process alleviates some of the
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Figure 3.25: On-resistance of typical devices from all wafers
versus source-drain spacing (post-passivation).
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Figure 3.26: Peak transconductance of passivate devices
versus source-drain spacing on wafer Q54-3.
detrimental effects of high resistance by increasing the cross-sectional area of the
gate metal.
Gate resistance measurement can also be used to determine the gate
length. Although the gate lengths of devices were processed to be the same for
all wafers used in this work, a certain amount of uncertainty existed as the target
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gate length approached 0.15 Rm. Visual inspection was difficult due to top of the
T-gate covering the footprint. Results in Table 3.6 revealed that the resistances
were comparable, implying similar gate lengths for various devices across different
wafers.
3.5 Effects of Passivation
Deposition of a dielectric passivation layer to encapsulate the surface of a
HEMT is desirable for the following reasons:
1. A passivation layer protects delicate structures, especially the T-
gate, from the environment.
2. A passivation layer may serve as a moisture barrier to repel water
vapor and inhibit oxide formation on the surface.
3. A passivation layer may neutralize electronic states that may be
present on the surface of a device thereby stabilizing the
electrical properties of the device.
4. Previous experiments with passivation on MESFETs have
shown that suitable passivation layer increases the long term
reliability of devices especially during RF operations [67].
Based on the past success with Si3N4 passivation layer for GaAs-based
PHEMTs, a similar process was used to study the effect of passivation on InP-
based HEMTs. As described in Section 2.3.5, the wafers were coated with 700 A
of Si3N4 and were patterned to etch away the nitride from metal pads. Each of
the four wafers exhibited very similar changes in device characteristics pre- and
post-passivation. Therefore, data from only one wafer, a calibration wafer which
had the same layer structure as wafer Q54-2, was used to study the effects of
passivation.
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As clearly seen in Figures 3.27-3.30, a large change in electrical
characteristics of devices were observed after passivation. The median change of
threshold voltage (AVt) was +0.9 V or 34%. The saturated drain current was
largely unchanged while peak transconductance increased about 11%, and BVDG
increased about 15%. Similar changes were observed in MESFETs and in GaAs-
based HEMTs by Chang et al. although the magnitudes of changes were not as
large [68], [69].
A major concern with any type of passivation process is the possible
degradation of important FET parameters after deposition of the dielectric layer.
While none of the four measured parameters degraded in this experiment, large
changes, especially in threshold voltage, should generate question about the
origins of these effects and about the ways to control them. Chang et al.
concluded, at least for GaAs-based MESFETs and HEMTs, that changes in
electrical characteristics are due to stress-induced piezoelectric charge
distribution in the channel [68], [69]. The stress was attributed to the lattice
constant difference between Si3N4 and the semiconductor. Using a very thin
layer of Si3N4 may lessen the amount of stress, but nitride layers thinner than 500
A have shown tendencies to develop pinholes through the layer, largely negating
the benefits of passivation [70].
The physics at the surface has a large influence on the behavior of HEMTs.
Surface atoms may have dangling bonds and form surface energy states which
may act as hole or electron traps. Several studies have shown the presence of
such surface states and traps in InP-based HEMTs [71], [72]. These surface states
are responsible for Fermi level pinning which fixes the built-in surface potential,
vs, of a semiconductor. Other factors, including doping type and density, may
also contribute to the effect. Ws is responsible for the depletion region that forms
underneath the surface at zero bias.
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Figure 3.28: Comparison of peak transconductance.
A plausible argument for the positive shift in threshold voltage may be the
following: deposition of Si3N4 may introduce more negative surface states to the
surface of the InO.53GaO.47As cap layer, hence repelling away more electrons
underneath the gate metal to form a larger depletion region. A less negative
voltage at the gate electrode is then needed in order to fully deplete the channel
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Figure 3.29: Comparison of saturated drain current.
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Figure 3.30: Comparison of two-terminal breakdown voltage.
and turn off the device. This process is plausible, but not enough information
exists to conclusively prove this hypothesis.
In [68], the authors discovered that the positive change in threshold
voltage increased dramatically as the gate length decreased. This effect can also
be explained by the hypothesis above. Assuming that a fixed number of surface
states exists. a larger percentage of the region underneath the gate is affected by
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the surface states for a device with smaller gate length. Hence, surface states
have more of an effect on the device and can cause a larger shift in the threshold
voltage. The above reasoning may explain why AVt in this work was so much
larger than in [68], in which the shortest gate length studied was 0.5 Gun.
Large influence of surface states on the device behavior may be explained
by realizing that an undoped In0.53Ga0.47 As cap layer was used in this work. The
phenomenon of "parasitic gating" has been observed in GaAs-based PHEMTs, in
which surface states have a direct control over the channel region of the device
due to the lack of electrons in the undoped cap layer [9]. Similar effects may
have influenced the devices studied in this work.
3.6 Conclusions
Hall effect measurements revealed a decrease in sheet electron
concentration for HEMT structures with high AlAs mole fraction Schottky
barriers. This decrease in charge resulted in lower saturated channel current.
However, peak transconductance did not change for different AlAs mole fraction
insulators. The decrease in sheet electron concentration has been attributed to
non-ideal conditions under which the pseudomorphic layers were grown.
Neither temperature nor doping density was optimized for Al-rich InAlAs layers.
As reported by Brown et al., performance degrading effects due to dopant
segregation and inactivation are expected to dramatically decrease as growth
conditions are optimized for InxAllxAs layers with x less than 0.52 [42].
Forward turn-on voltage increased for HEMTs with high AlAs mole
fraction Schottky barriers. This result is very promising because the gate terminal
can be forward biased up to -0.6 V without drawing a significant amount of gate
current. This mode of operation may allow an optimized device to a carry greater
amount of current in the channel.
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Two-terminal gate-drain breakdown voltage increased for HEMTs with
larger Schottky barrier heights and larger gate-drain spacings. Larger Schottky
barrier height decreased the gate leakage current, and larger Lgd reduced the peak
electric field near the gate contact, thus decreasing tunneling, thermionic emission,
and impact ionization. Three-terminal breakdown voltages were not measured on
most devices. However, improvement in BVDG would likely enhance BVDS as
well.
The presence of impact ionization in the channel was verified by studying
the gate leakage current. Both holes and electrons are created during impact
ionization, but only holes are attracted to the gate terminal when it is negatively
biased. The flow of holes to the gate terminal resulted in a "hump" in the gate
current. The onset of impact ionization is widely believed to be the cause of
source-drain breakdown, hence the process must be delayed in order to improve
the breakdown voltage and thus the power performance of a HEMT.
RF characteristics of HEMTs with high AlAs mole fraction Schottky
barriers were very encouraging. There were no significant degradation of
important parameters as the AlAs mole fraction was increased. Gmax at 18 GHz of
all InP-based HEMTs fabricated in this work was higher than that of a state-of-
the-art GaAs-based PHEMT. This confirms the potential for Q-, V-, and W-band
operations of InP-based HEMTs.
Performance degrading effects of parasitic elements, including RSH, RC, and
Rs, showed no sign of increase for devices with high AlAs mole fraction Schottky
barriers. The focus of further research may be concentrated on improving the
intrinsic performance of these devices rather than on minimizing the effects of
parasitic elements.
Effects of Si3N4 passivation on InP-based HEMTs were studied. Changes
in device parameters after passivation were very large. These changes were
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partially attributed to stress cause by the dielectric film. Much more work is
needed in order to develop a suitable passivation layer for InP-based HEMTs.
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Chapter 4. Conclusions
4.1 Summary
InxAll_xAs/InO.53Gao.47As/InP HEMTs with x ranging from 0.52 to 0.35
have been fabricated and characterized. The main motivation was to evaluate the
power performance potential of InP-based HEMTs with pseudomorphic Schottky
barriers.' Improvements in BVDG and Von were observed for devices with higher
AlAs mole fraction Schottky barriers. BVDS, however, could not be measured on
most devices due to the initiation of catastrophic burnouts.
RF measurements revealed the excellent potential for high frequency
operation of InP-based HEMTs. Many key parameters, includingfT,fmax, Cgs, and
Cgd, surpassed those of even the best GaAs-based PHEMTs. Gmax at 18 GHz, in
particular, was higher for all InP-based HEMTs fabricated in this work than for
even the state-of-the-art GaAs-based power PHEMTs.
Evidence of impact ionization in the InO.53GaO.47As channel has been
observed by monitoring the gate leakage current. This physical mechanism limits
the source-drain breakdown voltage of InP-based HEMTs, hence it must be
controlled.
Performance degradation due to parasitic elements did not change as the
AlAs mole fraction of the Schottky barrier increased. However, saturated drain
current decreased as the AlAs mole fraction increased. This behavior has been
attributed to low sheet electron densities caused by silicon segregation and
inactivation in HEMT structures with high AlAs mole fraction Schottky barriers.
4.2 Suggestions for Future Work
The following suggestions represent tasks which, for either lack of time or
equipment, have not been accomplished in this work. They are not necessarily
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the "correct" approaches to resolve all difficulties that exists in this field. Rather,
they represent the author's understanding of the problems encountered during
this' study and possible solutions that may be utilized to overcome these
problems.
Growth conditions must be optimized for pseudomorphic structures. The
observed reduction in sheet electron concentration largely negates any benefits
that may' arise from having a larger Schottky barrier height. The conduction band
discontinuity and sheet electron concentration may be increased without
changing the In0.53Ga0.4 7As channel by using a spacer layer also rich in Al.
Catastrophic burnout of devices must be controlled. As discussed in
Section 3.2.5.2, improvements in E-beam lithography is needed to eliminate the
jagged lines in the exposure pattern. Use of highly doped region beneath ohmic
contacts may also help control the burnout.
Impact ionization in the channel must be reduced. Reducing the InAs
mole fraction of In0.53Ga0. 47As may accomplish this feat, but it also degrades the
transport characteristics. Enhancement in effective energy gap and breakdown
voltage have been observed by introducing energy quantization by reducing the
channel thickness to dimensions comparable to the electron wavelength [73].
However, increase in source resistance and contact resistance have been
observed for thinner channels [73], [74]. Further work on ohmic contact
technology is needed in order to solve this problem.
Better passivation process is needed in order to stabilize and protect the
HEMTs. Stress induced by the dielectric layer may be responsible for large
changes in device parameters. Much work is in progress here and elsewhere to
reduce the induced stress.
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APPENDIX A - LIST OF SYMBOLS
A* Effective Richardson constant [A cm -2 K- 2]
BV Breakdown voltage [V]
BVDG Drain-gate breakdown voltage [V]
BVDS Drain-source breakdown voltage [V]
Cgd Gate-to-drain capacitance [fF/mm]
Cgs Gate-to-source capacitance [pF/mm]
E Electric field [V/cm]
EC Conduction band [eV]
EF Fermi energy or Fermi level [eV]
EG Energy bandgap [eV
Ev Valence band [eV]
f Frequency [GHz]
max Unilateral power gain cutoff frequency [GHz]
fT Current gain cutoff frequency [GHz]
G Power gain [dB]
gm Transconductance [mS/mm]
gin Intrinsic transconductance [mS/mm]
Gmax Maximum available gain [dB]
go Output conductance [mS/mm]
ID Drain current [mA/mm]
Dmax Maximum drain current [mA/mm]
IDmin Minimum drain current [mA/mm]
IDSS Saturated drain current [mA/mm]
IG Gate current [mA/mm]
Irms Root-mean-square current [mA/mm]
K Boltzmann constant [eV/K]
Lg Gate length [gm]
Lgd Gate-drain spacing [gm]
Ls Source inductance [pH/mm]
Lsd Source-drain spacing [gm]
m * Carrier effective mass [kg]
ns Sheet carrier concentration [cm-2]
PdcC DC power [W/mm]
Pi Input power [W/mm]
PO Output power [W/mm]
q Electric charge [C]
Rc Ohmic contact resistance [ mm]
Rch Channel resistance [ mm]
Rd Drain resistance [2 mm]
Rg Gate resistance [/mm]
R i Intrinsic resistance [2/mm]
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RL Load resistor [Q]
Ron On resistance of an FET [Q mm]
Ropt Ideal (optimal) load resistor [Q]
Rs Source resistance [Q mm]
RSH Channel sheet resistance [/sq]
T Temperature [K]
v Carrier group velocity [cm/s]
Vbi Built-in junction voltage [V]
Vd Drift velocity [cm/s]
VDS Drain-to-source voltage [V]
VGS Gate-to-source voltage [V]
Vk Knee voltage [V]
Von Schottky barrier forward turn-on voltage [V]
v Peak velocity [cm/s]
Prms Root-mean-square voltage [V]
Vsat Saturated velocity [cm/s]
Vt Threshold voltage [V]
W Device width [mm]
E Permittivity [F/cm]
Fo Free space permittivity [F/cm]
OB Schottky barrier height [V]
r Center of the Brillouin zone
Electron mobility [cm 2 V- 1 s-1]
p Resistivity of the material [2 cm]
Ca Conductivity [-1 cm-1]
Ws Built-in surface potential of semiconductor [eV]
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APPENDIX B - THEORY OF THERMIONIC EMISSION
The following derivation of thermionic emission at metal-semiconductor
junction is mainly from the work of Sze [751 who relied on the theory first
proposed by Bethe [76]. Bethe's theory assumes that (1) the barrier height B is
much larger than kTlq, (2) thermal equilibrium is established at the metal-
semiconductor junction, and (3) the existence of a net current flow does not
affect this equilibrium. Because of these assumptions, the shape of the barrier is
immaterial, and only the barrier height determines the current flow. The current
density Js--m from the semiconductor to metal is given by the concentration of
electrons traversing in the x direction with sufficient energy to overcome the
potential barrier:
00
Js-m = qvxdn (B1)
EF+qOB
where EF+qoB is the minimum energy required for thermionic emission into the
metal, and vXis the electron velocity in the direction of transport. The incremental
electron density is given by
dn = N(E)F(E)dE
= (23 E - E exp[-(E - E + qVn) kT]dE (2)
where N(E) is the density of states, F(E) is the distribution function, m* is the
effective mass, and qVn equals (Ec-EF).
Assuming that all the energy of an electron in the conduction band is in
the form of kinetic energy, one may then write
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E-E C = 2m*v22
dE = m * vdv
/E-Ec = vim* /2.
Substituting Equations (B3)-(B5) into Equation (B2) gives
dn = 2 -) exp- exp
(B3)
(B4)
(B5)
(B6)m * v 2
- 2kT J(4rv 2 dv).
2kT
Equation (B6) gives the number of electrons per unit volume that have speeds
between v and v+dv distributed in all directions. Resolving the speed into
different directions, one gets the vector sum
2 2 2 2V 2 V" +Vy +V. (B7)
With the transformation 4rv 2dv=dv dvxdvz, Equations (B1), (B6), and (B7)
become
Js-m = 2q(
00
exp(-qV n / kT)
00
I Vx exp(-m * v2 / 2kT)dvx | exp(-m * v2 / 2kT)dvyf ~~~~~~y
vox
-00
00
fexp(-m * v2 / 2kT)dvz
-00
( 4qm it tT2 exp(-qVn
/ kT)exp- kT V2x
Vox is the minimum velocity required in the x direction to overcome the barrier and
is given by
1 2
-m*Vox = q(Vbi - VA)2 (B9)
where Vbi is the built-in potential at zero bias, and VA is the applied voltage.
Substituting Equation (B9) into Equation (B8) yields
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(B8)
I rqm * k 2 q(V qVA
s-m 4qm T2 q(n + Vbi ) exp(
h3 kT
=A*T2 exp(- B) exp/( (B 10)
where B equals the sum of Vn and Vbi, and
47rqm * k2
A*= 3 (B 1)
is the effective Richardson constant for thermionic emission, neglecting the
effects of optical phonon scattering and quantum mechanical reflection. When
the image force lowering is considered, the barrier height NB in Equation (B 10) is
reduced by AOB .
Since the barrier height for electrons moving from the metal into the
semiconductor remains the same, the current flowing into the semiconductor is
thus unaffected by the applied voltage. It must therefore be equal to the current
flowing from the semiconductor into the metal when VA = 0. Hence,
m-s = -A * T2 exp (B 12)
The total current density is then given by the sum of Equations (B 10) and (B 12).
Jn =[A*T expk )][exp, kT>1
kT kTT qVA
= T [exp( _kT 1] (B13)
where
JST =*T 2exp- ). (B 14)
The amount of current flowing across a metal-semiconductor junction due to
thermionic emission is an exponential function of both the applied voltage and
the Schottky barrier height.
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